

FM9 HANKS Intel Discrete GFX

VER : 2B

PWA:

PWB:





Table of Contents

| PAGE | DESCRIPTION |
|-------|-------------------------|
| 1 | Schematic Block Diagram |
| 2 | Front Page |
| 3-6 | Clarksfield/Auburndale |
| 7-12 | PCH |
| 13-14 | DDRIII SO-DIMM(204P) |
| 15 | Clock Generator |
| 16-22 | M92-S2-XT |
| 23 | BLANK PAGE |
| 24 | LCD CONN / HDMI CONN |
| 25 | CRT CONN |
| 26 | R5U230 |
| 27 | BLANK PAGE |
| 28 | Express/CRard/1394 |
| 29 | SIO (ITE8502) |
| 30 | FLASH / RTC |
| 31 | MINI-Card (WWAN) |
| 32 | MINI-Card (WLAN/WPAN) |
| 33 | Left USB/ESATA |
| 34 | Right USB |
| 35 | SATA (HDD & CD_ROM) |
| 36 | TP / KEYBOARD |
| 37 | SWITCH / LED |
| 38 | FAN / THERMAL |
| 39 | Azelia CODEC |
| 40 | AUDIO CONN |
| 41 | LAN(RTL8111DL/RJ-45) |
| 42 | System Reset Circuit |
| 43 | Blank Page |
| 44 | 1.8V_RUN(RT9018/RT9024) |
| 45 | Charger (MAX8731) |
| 46 | 3V/5V (TPS51427A) |
| 47 | 1.5_DDR/0.75(TPS51116) |
| 48 | 1.05V_PCH(TPS51218) |
| 49 | 1.1_VTT(TPS51218) |
| 50 | VGA_M92-XT(MAX8792) |
| 51 | CPU CORE(MAX17036) |
| 52 | Run Power Switch |
| 53 | DCin & Batt |
| 54 | PAD & SCREW |
| 55 | EMI CAP |
| 56 | SMBUS BLOCK |
| 57 | THERMAL MAP |
| 58 | Power Block Diagram |
| 59 | Power sequence Block |
| 60 | XDP |


Power States

| POWER PLANE | VOLTAGE | PAGE | DESCRIPTION | CONTROL SIGNAL | ACTIVE IN |
|----------------|--------------|---|---------------------|-----------------------|-----------|
| +PWR_SRC | 10V~+19V | 24,30,45,46,47,48,49,50,51 | MAIN POWER | | S0~S5 |
| +RTC_CELL | +3.0V~+3.3V | 08,11,29,30 | RTC | | S0~S5 |
| +5V_ALW2 | +5V | 37,46,52,53 | LARGE POWER | MAIN POWER | S0~S5 |
| +5V_ALW | +5V | 13,33,44,46,47,48,49,50,51,52 | LARGE POWER | ALW_ON | S0~S5 |
| +3.3V_ALW | +3.3V | 29,30,35,36,37,42,44,45,46,47,51,52,53 | 8051 POWER | 3.3V_ALW_ON | S0~S5 |
| +5V_SUS | +5V | 11,33,34,37,51,52 | SLP_S5# CTRLD POWER | SUS_ON | |
| +3.3V_SUS | +3.3V | 07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52 | SLP_S5# CTRLD POWER | SUS_ON | |
| +1.5V_SUS | +1.5V | 03,05,13,14,47,50,52 | SODIMM POWER | SUS_ON | |
| +0.75V_DDR_VTT | +0.75V | 13,14,47,52 | SODIMM POWER | RUN_ON | |
| +5V_RUN | +5V | 11,18,24,25,35,36,38,39,40,51,52 | SLP_S3# CTRLD POWER | RUN_ON | |
| +3.3V_RUN | +3.3V | 3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60 | SLP_S3# CTRLD POWER | RUN_ON | |
| +1.8V_RUN | +1.8V | 05,11,44,52 | SDVO POWER | RUN_ON | |
| +1.8V_RUN_GFX | +1.8V | 17,18,21,22,44,52 | VGA POWER | RUN_ON | |
| +1.5V_RUN | +1.5V | 11,18,19,20,28,31,32,52 | VGA POWER | RUN_ON | |
| +VCC_GFX_CORE | +0.9V~+1.2V | 18,21,50 | VGA POWER | RUN_ON | |
| +1.05V_PCH | +1.05V | 08,09,11,15,48 | PCH POWER | RUN_ON | |
| +VCC_CORE | +0.7V~+1.77V | 05,51 | CPU CORE POWER | IMVP_VR_ON | |
| +LCDVCC | +3.3V | 24 | LCD Power | LCDVCC_TST_EN & ENVDD | |
| +5V_MOD | +5V | 35 | MOD Power | MODC_EN | |
| +5V_HDD | +5V | 35 | HDD Power | HDDC_EN | |
| +1.1V_VTT | +1.1V | 03,05,10,11,49,60 | CPU POWER | RUN_ON | |
| +1.1V_GFX_PCIE | +1.1V | 18,50 | VGA POWER | GFX_ON | |

| GND PLANE | PAGE | DESCRIPTION |
|---|------|-------------|
|  GND | ALL | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)

54 90











```

VTT_PWR_GOOD
SC(V1.0)P18:
VTT_1.1_VR_power_good_signal
to processor. Signal voltage level
is 1.1 V.

```

RSTIN#:
DG(V1.11)(Doc. # 414044) P10:-
Need a voltage divider
network to scale down from
3.3V (PCH driven) to 1.05V/1.1V (Clarksfield/Auburndale



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

54 90

54 90

U34C

U34D

13 M_A_DQ[63:0]

M A DQ0 A10 SA_DQ[0]
M A DQ1 C10 SA_DQ[1]
M A DQ2 C7 SA_DQ[2]
M A DQ3 A7 SA_DQ[3]
M A DQ4 B10 SA_DQ[4]
M A DQ5 D10 SA_DQ[5]
M A DQ6 E10 SA_DQ[6]
M A DQ7 A8 SA_DQ[7]
M A DQ8 D8 SA_DQ[8]
M A DQ9 F10 SA_DQ[9]
M A DQ10 E6 SA_DQ[10]
M A DQ11 F7 SA_DQ[11]
M A DQ12 E9 SA_DQ[12]
M A DQ13 B7 SA_DQ[13]
M A DQ14 E7 SA_DQ[14]
M A DQ15 C6 SA_DQ[15]
M A DQ16 H10 SA_DQ[16]
M A DQ17 G8 SA_DQ[17]
M A DQ18 K7 SA_DQ[18]
M A DQ19 J8 SA_DQ[19]
M A DQ20 G7 SA_DQ[20]
M A DQ21 G10 SA_DQ[21]
M A DQ22 J7 SA_DQ[22]
M A DQ23 J10 SA_DQ[23]
M A DQ24 L7 SA_DQ[24]
M A DQ25 M6 SA_DQ[25]
M A DQ26 M8 SA_DQ[26]
M A DQ27 L9 SA_DQ[27]
M A DQ28 L6 SA_DQ[28]
M A DQ29 K8 SA_DQ[29]
M A DQ30 N8 SA_DQ[30]
M A DQ31 P9 SA_DQ[31]
M A DQ32 AH5 SA_DQ[32]
M A DQ33 AF5 SA_DQ[33]
M A DQ34 AK6 SA_DQ[34]
M A DQ35 AK7 SA_DQ[35]
M A DQ36 A6 SA_DQ[36]
M A DQ37 AG5 SA_DQ[37]
M A DQ38 AJ7 SA_DQ[38]
M A DQ39 AJ6 SA_DQ[39]
M A DQ40 AJ10 SA_DQ[40]
M A DQ41 AJ8 SA_DQ[41]
M A DQ42 AK10 SA_DQ[42]
M A DQ43 AK12 SA_DQ[43]
M A DQ44 AK8 SA_DQ[44]
M A DQ45 AL7 SA_DQ[45]
M A DQ46 AK11 SA_DQ[46]
M A DQ47 AL8 SA_DQ[47]
M A DQ48 AM6 SA_DQ[48]
M A DQ49 AM10 SA_DQ[49]
M A DQ50 AR11 SA_DQ[50]
M A DQ51 AL11 SA_DQ[51]
M A DQ52 AM9 SA_DQ[52]
M A DQ53 AN9 SA_DQ[53]
M A DQ54 AT12 SA_DQ[54]
M A DQ55 AP12 SA_DQ[55]
M A DQ56 AM12 SA_DQ[56]
M A DQ57 AN12 SA_DQ[57]
M A DQ58 AM13 SA_DQ[58]
M A DQ59 AT14 SA_DQ[59]
M A DQ60 AT14 SA_DQ[60]
M A DQ61 AL13 SA_DQ[61]
M A DQ62 AR14 SA_DQ[62]
M A DQ63 AP14 SA_DQ[63]

DDR SYSTEM MEMORY A

SA_CLK[0] AA6 M_A_CLK0 13
SA_CLK[0] AA7 M_A_CLK0# 13
SA_CKE[0] P7 M_A_CKE0 13

SA_CLK[1] Y6 M_A_CLK1 13
SA_CLK[1] Y5 M_A_CLK1# 13
SA_CKE[1] P6 M_A_CKE1 13

SA_CS#[0] AE2 M_A_CS0# 13
SA_CS#[1] AE8 M_A_CS1# 13

SA_ODT[0] AD8 M_A_ODT0 13
SA_ODT[1] AF9 M_A_ODT1 13

SA_DM[0] B9 M A DM0 M_A_DM[7:0] 13
SA_DM[1] D7 M A DM1
SA_DM[2] H7 M A DM2
SA_DM[3] M7 M A DM3
SA_DM[4] AG6 M A DM4
SA_DM[5] AM7 M A DM5
SA_DM[6] AN10 M A DM6
SA_DM[7] AN13 M A DM7

SA_DQS#[0] C9 M A DQS#0 M_A_DQS[7:0] 13
SA_DQS#[1] F8 M A DQS#1
SA_DQS#[2] J8 M A DQS#2
SA_DQS#[3] N9 M A DQS#3
SA_DQS#[4] AH7 M A DQS#4
SA_DQS#[5] AK9 M A DQS#5
SA_DQS#[6] AP11 M A DQS#6
SA_DQS#[7] AT13 M A DQS#7

SA_DQS[0] C8 M A DQS0 M_A_DQS[7:0] 13
SA_DQS[1] F9 M A DQS1
SA_DQS[2] H9 M A DQS2
SA_DQS[3] M9 M A DQS3
SA_DQS[4] AH8 M A DQS4
SA_DQS[5] AK10 M A DQS5
SA_DQS[6] AN11 M A DQS6
SA_DQS[7] AR13 M A DQS7

SA_MA[0] Y3 M A A0 M_A_A[15:0] 13
SA_MA[1] W1 M A A1
SA_MA[2] AA8 M A A2
SA_MA[3] AA3 M A A3
SA_MA[4] V1 M A A4
SA_MA[5] AA9 M A A5
SA_MA[6] T1 M A A6
SA_MA[7] Y9 M A A7
SA_MA[8] U6 M A A8
SA_MA[9] U6 M A A9
SA_MA[10] AD4 M A A10
SA_MA[11] T2 M A A11
SA_MA[12] U8 M A A12
SA_MA[13] T3 M A A13
SA_MA[14] T3 M A A14
SA_MA[15] V9 M A A15

13 M_A_BS0 AC3 SA_BS[0]
13 M_A_BS1 AB2 SA_BS[1]
13 M_A_BS2 U7 SA_BS[2]

13 M_A_CAS# AE1 SA_CAS#
13 M_A_RAS# AB3 SA_RAS#
13 M_A_WE# AE8 SA_WE#

Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing
with all other signals, including data signals.

14 M_B_DQ[63:0]

M B DQ0 B5 SB_DQ[0]
M B DQ1 A5 SB_DQ[1]
M B DQ2 C3 SB_DQ[2]
M B DQ3 B3 SB_DQ[3]
M B DQ4 E4 SB_DQ[4]
M B DQ5 A6 SB_DQ[5]
M B DQ6 A4 SB_DQ[6]
M B DQ7 C4 SB_DQ[7]
M B DQ8 D1 SB_DQ[8]
M B DQ9 D2 SB_DQ[9]
M B DQ10 F2 SB_DQ[10]
M B DQ11 F1 SB_DQ[11]
M B DQ12 C2 SB_DQ[12]
M B DQ13 F5 SB_DQ[13]
M B DQ14 F3 SB_DQ[14]
M B DQ15 G4 SB_DQ[15]
M B DQ16 H6 SB_DQ[16]
M B DQ17 G6 SB_DQ[17]
M B DQ18 J6 SB_DQ[18]
M B DQ19 J3 SB_DQ[19]
M B DQ20 G1 SB_DQ[20]
M B DQ21 G5 SB_DQ[21]
M B DQ22 J2 SB_DQ[22]
M B DQ23 J1 SB_DQ[23]
M B DQ24 J5 SB_DQ[24]
M B DQ25 K2 SB_DQ[25]
M B DQ26 L3 SB_DQ[26]
M B DQ27 M1 SB_DQ[27]
M B DQ28 K5 SB_DQ[28]
M B DQ29 K4 SB_DQ[29]
M B DQ30 M4 SB_DQ[30]
M B DQ31 N5 SB_DQ[31]
M B DQ32 AE3 SB_DQ[32]
M B DQ33 AF3 SB_DQ[33]
M B DQ34 AJ3 SB_DQ[34]
M B DQ35 AK1 SB_DQ[35]
M B DQ36 AG4 SB_DQ[36]
M B DQ37 AG3 SB_DQ[37]
M B DQ38 AJ4 SB_DQ[38]
M B DQ39 AH4 SB_DQ[39]
M B DQ40 AK3 SB_DQ[40]
M B DQ41 AK4 SB_DQ[41]
M B DQ42 AM6 SB_DQ[42]
M B DQ43 AN2 SB_DQ[43]
M B DQ44 AK5 SB_DQ[44]
M B DQ45 AK2 SB_DQ[45]
M B DQ46 AM4 SB_DQ[46]
M B DQ47 AM3 SB_DQ[47]
M B DQ48 AP3 SB_DQ[48]
M B DQ49 AN5 SB_DQ[49]
M B DQ50 AT4 SB_DQ[50]
M B DQ51 AN6 SB_DQ[51]
M B DQ52 AN4 SB_DQ[52]
M B DQ53 AN3 SB_DQ[53]
M B DQ54 AT5 SB_DQ[54]
M B DQ55 AT6 SB_DQ[55]
M B DQ56 AN7 SB_DQ[56]
M B DQ57 AP6 SB_DQ[57]
M B DQ58 AP8 SB_DQ[58]
M B DQ59 AT9 SB_DQ[59]
M B DQ60 AT7 SB_DQ[60]
M B DQ61 AP9 SB_DQ[61]
M B DQ62 AR10 SB_DQ[62]
M B DQ63 AR10 SB_DQ[63]

DDR SYSTEM MEMORY - B

SB_CLK[0] W8 M_B_CLK0 14
SB_CLK[0] W9 M_B_CLK0# 14
SB_CKE[0] M3 M_B_CKE0 14

SB_CLK[1] V7 M_B_CLK1 14
SB_CLK[1] V6 M_B_CLK1# 14
SB_CKE[1] M2 M_B_CKE1 14

SB_CS#[0] AB8 M_B_CS0# 14
SB_CS#[1] AD6 M_B_CS1# 14

SB_ODT[0] AC7 M_B_ODT0 14
SB_ODT[1] AD1 M_B_ODT1 14

SB_DM[0] D4 M B DM0 M_B_DM[7:0] 14
SB_DM[1] E1 M B DM1
SB_DM[2] H3 M B DM2
SB_DM[3] K1 M B DM3
SB_DM[4] AH1 M B DM4
SB_DM[5] AL2 M B DM5
SB_DM[6] AR4 M B DM6
SB_DM[7] AT8 M B DM7

SB_DQS#[0] D5 M B DQS#0 M_B_DQS[7:0] 14
SB_DQS#[1] E4 M B DQS#1
SB_DQS#[2] L4 M B DQS#2
SB_DQS#[3] L4 M B DQS#3
SB_DQS#[4] AH2 M B DQS#4
SB_DQS#[5] AL4 M B DQS#5
SB_DQS#[6] AR5 M B DQS#6
SB_DQS#[7] AR8 M B DQS#7

SB_DQS[0] C5 M B DQS0 M_B_DQS[7:0] 14
SB_DQS[1] E3 M B DQS1
SB_DQS[2] H4 M B DQS2
SB_DQS[3] M5 M B DQS3
SB_DQS[4] AG2 M B DQS4
SB_DQS[5] AL5 M B DQS5
SB_DQS[6] AP5 M B DQS6
SB_DQS[7] AR7 M B DQS7

SB_MA[0] U5 M B A0 M_B_A[15:0] 14
SB_MA[1] V2 M B A1
SB_MA[2] T5 M B A2
SB_MA[3] V3 M B A3
SB_MA[4] R1 M B A4
SB_MA[5] T8 M B A5
SB_MA[6] R2 M B A6
SB_MA[7] R6 M B A7
SB_MA[8] R4 M B A8
SB_MA[9] R5 M B A9
SB_MA[10] AB5 M B A10
SB_MA[11] P3 M B A11
SB_MA[12] R3 M B A12
SB_MA[13] AF7 M B A13
SB_MA[14] P5 M B A14
SB_MA[15] N1 M B A15


14 M_B_BS0 AB1 SB_BS[0]
14 M_B_BS1 W5 SB_BS[1]
14 M_B_BS2 R7 SB_BS[2]

14 M_B_CAS# AC5 SB_CAS#
14 M_B_RAS# YZ SB_RAS#
14 M_B_WE# AC6 SB_WE#

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing
with all other signals, including data signals.




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)




AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)


AUBURNDALE/CLARKSFIELD PROCESSOR (GND)



AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.





| | 1 | 0 |
|---|--|--|
| CFG4 (Display Port Presence) | Disabled; No Physical Display Port attached to Embedded Display Port | Enabled; An external Display port device is connected to the Embedded Display port |
| CFG0 (PCI-Epress Configuration Select) | Single PEG | Bifurcation enabled |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation | Lane Numbers Reversed |



| | | |
|-------------------------------|------------------------|-----------|
| Title AUBURND 4/4 | | |
| Size | Document Number FM9 | Rev 2B |
| Date: Wednesday, May 27, 2009 | | |
| Sheet 6 of 66 | | |

IBEX PEAK-M (DMI,FDI,GPIO)



IBEX PEAK-M (LVDS,DDI)



DG(V1.0) P189:
If the CRT interface is not implemented, all signals associated with the interface can be left as No Connects. The pins CRT_IRTN Connect this signals to GND and DAC_IREF Connect to GND via a 1.0 k ±0.5% pull-down resistor

| | |
|----------------------------|----------------|
| QUANTA COMPUTER | |
| Title: IBEX PEAK-M 2/6 | |
| Size: Document Number FM9 | Rev: 2B |
| Date: Monday, May 25, 2009 | Sheet: 7 of 66 |

IBEX PEAK-M (HDA,JTAG,SATA)



Place all series terms close to PCH except for SDIN input lines, which should be close to source. Placement of R773, R775, R776 & R777 should equal distance to the T split trace point. Basically, keep the same distance from T for all series termination resistors.




No Reboot strap.
SPKR Low = Default.
High = No Reboot.


INTVRMEN (Internal Voltage Regulator Enable): This signal enables the internal 1.05 V regulators. This signal must be always pulled-up to VccRTC.

Flash Descriptor Security Override


GPIO33 Low = Enabled
High = Disabled




Note: GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.




NC all Res. when PCH is production stage.
Res. of TDO PCH ES1 stage: NC
PCH ES2 stage: pop



Note: Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.



JTAG Test Pads are need to put on the same side of mother board.



SATA HDD

SATA ODD

E-SATA

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.




File
IBEX PEAK-M 1/6

Size Document Number Rev 2B
Date: Thursday, June 04, 2009 Sheet 8 of 66


IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (PCI-E,SMBUS,CLK)


Place TX DC blocking caps close PCH.



IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)





IBEX PEAK-M (POWER)







| | | | |
|-----------------|----------------------|-------|----------|
| Title | | | |
| IBEX PEAK-M 5/6 | | | |
| Size | Document Number | | |
| | FM9 | | |
| Date: | Monday, May 25, 2009 | Sheet | 11 of 66 |

IBEX PEAK-M (GND)




| | | | |
|-----------------|----------------------|-------|----------|
| Title | | | |
| IBEX PEAK-M 6/6 | | | |
| Size | Document Number | | Rev |
| | FM9 | | 2B |
| Date: | Monday, May 25, 2009 | Sheet | 12 of 66 |

[illegible]




| | | | |
|-------|--|-----------------------|--|
| Title | | DDR3 DIMM-1 | |
| Size | | Document Number FM9 | |
| Date: | | Sunday, June 07, 2009 | |
| Sheet | | 14 of 66 | |
| Rev | | 2B | |

Realtek: 0.1uF x 6pcs, 22uF x 1pcs
IDT: 0.1uF x 5pcs, 10uF x 1pcs






Place within 0.5" of CLKGEN

CK505
QFN32




Place the 33 ohm
resistors close to the CK 505

Realtek: 0.1uF x 3pcs, 22uF x 1pcs
IDT: 0.1uF x 2pcs, 10uF x 1pcs



SLG, IDT: +1.05V
Realtek: +3.3V

+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.
Realtek date sheet (V1.2) P11: Min 1.05V, Max 3.3V.
IDT date sheet (V0.7) P10: Min 0.9975V, Max 3.465V.



| PIN | 30 | CPU_0 | CPU_1 |
|---------------|----|--------|--------|
| 0 (default) | | 133MHz | 133MHz |
| 1 (0.7V-1.5V) | | 100MHz | 100MHz |

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.

3 PCIE_MTX_GRX_P[0..15]
3 PCIE_MTX_GRX_N[0..15]

PCIE_MTX_GRX_P0 AF30
PCIE_MTX_GRX_N0 AE31
PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28
PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31
PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28
PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31
PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28
PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31
PCIE_MTX_GRX_P7 W28
PCIE_MTX_GRX_N7 V28
PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31
PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28
PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31
PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28
PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31
PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28
PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31
PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30

U32A

PART 1 OF 10

PCI-EXPRESS INTERFACE

PCIE_RX0P AH30
PCIE_RX0N AG31
PCIE_RX1P AG29
PCIE_RX1N AF28
PCIE_RX2P AF27
PCIE_RX2N AF26
PCIE_RX3P AD27
PCIE_RX3N AD26
PCIE_RX4P AC25
PCIE_RX4N AB25
PCIE_RX5P Y23
PCIE_RX5N Y24
PCIE_RX6P AB27
PCIE_RX6N AB26
PCIE_RX7P Y27
PCIE_RX7N Y26
PCIE_RX8P W24
PCIE_RX8N W23
PCIE_RX9P V27
PCIE_RX9N U26
PCIE_RX10P U24
PCIE_RX10N U23
PCIE_RX11P T26
PCIE_RX11N T27
PCIE_RX12P T24
PCIE_RX12N T23
PCIE_RX13P P27
PCIE_RX13N P26
PCIE_RX14P P24
PCIE_RX14N P23
PCIE_RX15P M27
PCIE_RX15N M26

PCIE_CALRN
PCIE_CALRP

AA22 PCIE_CALRN 2.0K R62
Y22 PCIE_CALRP 1.27K R51

(1.1V)
+PCIE_VDDC

3 PCIE_MRX_GTX_P[0..15]
3 PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C87 16 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C94 16 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C92 16 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C88 16 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C100 16 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C103 16 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C108 16 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C115 16 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C131 16 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C148 16 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C136 16 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C167 16 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C140 16 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C180 16 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C150 16 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C168 16 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C90 16 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C96 16 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C95 16 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C91 16 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C105 16 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C107 16 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C114 16 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C128 16 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C118 16 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C159 16 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C142 16 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C181 16 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C147 16 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C166 16 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C160 16 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C182 16 PCIE_MRX_GTX_C_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

9 CLK_PCIE_VGA AK30
9 CLK_PCIE_VGA# AK32

3,9,26,28,29,31,32,41 PLTRST# AL27

M92-S2M92-XT

M92-S2 XT AJ072800T04 100-CG1675(216-0728004)
M92-S2 AJ072800T03 100-CG1643(216-0728003)




| | | |
|-------------------|------------------------|----------------|
| Title | | |
| VGA-M92-XT (PCIe) | | |
| Size | Document Number FM9 | Rev 2B |
| Date: | Monday, May 25, 2009 | Sheet 16 of 66 |

| MEMORY APERTURE SIZE SELECT | | | | |
|-----------------------------|------------|-------------|-------------|-------------|
| MEMORY SIZE | CFG3 GP109 | CFG2 GP1013 | CFG1 GP1012 | CFG0 GP1011 |
| 128MB | | 0 | 0 | 0 |
| 256MB | | 0 | 0 | 1 |
| 64MB | | 0 | 1 | 0 |
| 512MB | | 1 | 0 | 0 |






| GPIO Straps table | DESCRIPTION OF DEFAULT SETTINGS | FM0 setting |
|-------------------|--|-------------|
| GPIO0 | GPIO0 - TX_PWR_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing (Default setting for Desktop) 1: full Tx output swing (Default setting for Desktop) | 0 |
| GPIO1 | GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop) | 0 |
| GPIO2 | GPIO2 - BIF_GEN2_EN (5.0 GT/s Enable) 0: Bifurcation disabled (Gen2) 1: Bifurcation enabled (Gen2) | 0 |
| GPIO3 | ATI reserved configuration straps. | 0 |
| GPIO4 | ATI reserved configuration straps. | 0 |
| GPIO5 | GPIO 5, AC_BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 3.3 V | 0 |
| GPIO6 | ATI Internal use only | 0 |
| HSYNC (AH26) | 00: No Audio Function 01: Audio for DisplayPort only 10: Audio for DisplayPort only and HDMI if dongle is detected 11: Audio for both DisplayPort and HDMI. HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature. | |
| VSYSNC (A27) | | |



| DAC1_VGAHSYNC | HD Audio straps |
|---------------|--|
| 0/0 | No audio function |
| 0/1 | Audio for DisplayPort only |
| 1/0 | Audio for DisplayPort and HDMI if dongle is detected |
| 1/1 | Audio for both DisplayPort and HDMI |











| Memory Straps | RAM_TYPE_CFG2 | RAM_TYPE_CFG1 | RAM_TYPE_CFG0 | Quanta PN (QuantaBuy) | Quanta PN (WinBuy) | Vendor PN | 31 level PN |
|-----------------------|---------------|---------------|---------------|-----------------------|--------------------|-----------------|-------------|
| 800MHz | | | | | | | |
| 512MB(64M*16) Samsung | 0 | 0 | 1 | AKD51G6T502 | | K4W1G1646B-HC12 | |
| 800MHz | | | | | | | |
| 512MB(64M*16) Hynix | 0 | 1 | 0 | AKD51G6T00 | | H5TQ1G63BFR-12C | |





For Park S3:
Install All components in this Box
R431, R432, R427, L52, C1004, C545, C1005, L23, C111, R421, L002, C1008, C1007, C1006, R407

For M92-S2: DO NOT Install any Component in this Box.




| | |
|--------------|------------------------------|
| | QUANTA COMPUTER |
| Model | VGA-MB2-KT (PCIe) |
| Size | Document Number |
| Rev | 2B |
| Date | Monday, June 08, 2009 |
| Sheet | 17 of 66 |


U32C




| | M92 | PARK |
|---------------------------|----------------|--------------|
| R87, R86 R80 | No stuff | Stuff |
| R79 | 240 Ohms(0.5%) | 150 Ohms(1%) |
| R80 | No stuff | Stuff |
| R1015,C016 R1036,R1037 | No stuff | Stuff |
| R74,R75 | Stuff | No stuff |



61



60





88

U32J

Part 10 of 10


XTAL / PLL



U32H

Part 8 of 10

I2C / DDC / AUX




M92-S2/M92-XT

U32I

Part 9 of 10



TSS FDO





M92-S2/M92-XT



TMDP(HDMI) INTERFACE



LVDS INTERFACE



| | | |
|------------------------------|------------------------|-----------|
| Title VGA-M92-XT (PCIe) | | |
| Size FM9 | Document Number FM9 | Rev 2B |
| Date Monday, May 25, 2009 | Sheet 22 | of 66 |



| Title |
|-------|
|-------|

VGA-M82-S (PCIe)

Size


| |
|------------------------|
| Document Number FM9 |
|------------------------|

| | |
|-----|----|
| Rev | 2B |
|-----|----|

Date: Monday, May 25, 2009


Sheet 23 of 66

Support the new imbedded diagnostics.






Shunt capacitors on LVDS for improving WWAN.

| | | | | | | |
|---------|-----|---|---|----------|----|---------|
| LCD B0- | C13 | 1 | 2 | *3.3P NC | 50 | LCD B0+ |
| LCD B1- | C5 | 1 | 2 | *3.3P NC | 50 | LCD B1+ |
| LCD B2- | C4 | 1 | 2 | *3.3P NC | 50 | LCD B2+ |
| LCD A0- | C3 | 1 | 2 | *3.3P NC | 50 | LCD A0+ |
| LCD A1- | C7 | 1 | 2 | *3.3P NC | 50 | LCD A1+ |
| LCD A2- | C2 | 1 | 2 | *3.3P NC | 50 | LCD A2+ |



HDMI

| | | | |
|-----------|-----|------|-------------|
| HDMI_TX2+ | C21 | 0.1U | HDMI_TX2+ R |
| HDMI_TX2- | C22 | 0.1U | HDMI_TX2- R |
| HDMI_TX1+ | C20 | 0.1U | HDMI_TX1+ R |
| HDMI_TX1- | C19 | 0.1U | HDMI_TX1- R |
| HDMI_TX0+ | C23 | 0.1U | HDMI_TX0+ R |
| HDMI_TX0- | C24 | 0.1U | HDMI_TX0- R |
| HDMI_CLK+ | C18 | 0.1U | HDMI_CLK+ R |
| HDMI_CLK- | C17 | 0.1U | HDMI_CLK- R |




QUANTA COMPUTER


Title: LCD CONN & CK-SSCD

Size: Document Number: Rev 2B

Date: Tuesday, June 02, 2009 Sheet 24 of 66





| | | | | | |
|---|---|---|---|---|---|
| | A | B | C | D | E |
| 1 | | | | | |
| 2 | | | | | |
| 3 | | | | | |
| 4 | | | | | |



QUANTA
COMPUTER


| | | |
|----------------------------|-----------------|-----------|
| Title IEEE 1394 | | |
| Size FM9 | Document Number | Rev 2B |
| Date: Monday, May 25, 2009 | Sheet 27 of 66 | |

Express Card/CARD READER



1394 CONNECTOR

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.



```
*TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.
*TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.
```




| | |
|-------|-----------------------|
| Title | ExpressCard/SmartCard |
|-------|-----------------------|

| | |
|------|--------------|
| Size | Docun FM9 |
|------|--------------|

Date: Monday, May 25, 2009


| | |
|--|-----------|
| | Rev 2B |
|--|-----------|

Sheet 28 of 66




For EC

8Mbit (1M Byte)




For PCH


32Mbit (4M Byte)



RTC BATTERY



iTPM ENABLE/DISABLE



| TPM Function | R712 |
|--------------|-----------------|
| Enable | Mount |
| Disable | NC (Default) |




Ultra I/O Controller ECE5028

Size
FM9




Document Number
Rev 2B

Date: Monday, May 25, 2009


Sheet 30 of 66




PCI-Express TX and RX
direct to connector



MiniCard WLAN connector




Support for WoW




Support Dell BT365 (Little Stone) module

Bluetooth BTB Conn




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently

72




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A




72

Side External USBX2

PN is old, Because New Part can't ready before SST build.

72

98



Please put those on the same side of MB PCB

USBx2 & ESATA COMBO

USB BUS SW


72

E-SATA Re-driver

Please put those on the same side of MB PCB


Note: Boost:5dB, Standard SATA:0dB

| EN | D0 | D1 | CH : 0 | CH : 1 |
|----|----|----|---------------|---------------|
| 0 | X | X | Standby | Standby |
| 1 | 0 | 0 | Standard SATA | Standard SATA |
| 1 | 1 | 0 | Boost | Standard SATA |
| 1 | 0 | 1 | Standard SATA | Boost |
| 1 | 1 | 1 | Boost | Boost |






72 97








Place one 150uF cap by each USB connector.


Each channel is 1A



SATA Connector.






3-axis Fall Sensor (HDD data protector)



DE351DL is ST vendor for DELL Part Number
Vendor PN: L1S302DLTR
Quanta PN: AL000302A00

ODD Connector







| | | | |
|-------|----------------------|-------|-------------------|
| Title | | | SATA (HDD&CD_ROM) |
| Size | Document Number | Rev | |
| | FM9 | 2B | |
| Date: | Monday, May 25, 2009 | Sheet | 35 of 66 |

Sheet 36 of 66

Note:

- VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
- Maximum cable resistance on VCC, GND should be 150m ohm.
- FPC cable should support 12MHz USB singles.
- tri-state should indicate no connection.



| | |
|-------|--|
| Title | SWITCH, KEYBOARD & LED&Touch Screen Module |
|-------|--|





| | |
|------|-------------|
| Size | Docu FM9 |
|------|-------------|



Document Number

Rev
2B



Date: Tuesday, June 02, 2009

Sheet 37 of 66













| EAPD# | NB_MUTE# | TEST_WOOFER_EN | AUD_SPK_ENABLE# | SUB_MUTE# |
|-------|----------|----------------|-----------------|--------------------|
| 0 | 0 | 0 | H | L |
| 0 | 0 | 1 | H | L |
| 0 | 1 | 0 | H | L |
| 0 | 1 | 1 | H | L |
| 1 | 0 | 0 | H | L |
| 1 | 0 | 1 | H (Disable SPK) | H (Test Woofer) |
| 1 | 1 | 0 | L (Test SPK) | L (Disable Woofer) |
| 1 | 1 | 1 | L | H |







| GAIN1 | GAIN2 | GAIN |
|-------|-------|--------|
| 0 | 0 | 6dB |
| 0 | 1 | 10dB |
| 1 | 0 | 15.6dB |
| 1 | 1 | 21.6dB |



INTERNAL SPEAKER AMP




AZALIA (HD) CODEC





| | | | |
|------|----------------------|-------|----------|
| File | Azalia CODEC | Rev | 2B |
| Size | Document Number | | |
| | FMB | | |
| Date | Monday, May 25, 2009 | Sheet | 39 of 66 |





Headphone Jack
Stereo MIC Jack












Array Microphone & Camera




INTERNAL SUBWOOFER AMP








| | | | | | |
|---|---|---|---|---|---|
| | 1 | 2 | 3 | 4 | 5 |
| A | | | | | |
| B | | | | | |
| C | | | | | |
| D | | | | | |
| | 1 | 2 | 3 | 4 | 5 |


| | | |
|--|------------------------|----------------|
|  <div> QUANTA COMPUTER </div> | | |
| Title Battery Selector | | |
| Size | Document Number FM9 | Rev 2B |
| Date: Monday, May 25, 2009 | | Sheet 43 of 66 |


Continuous current : 13A
Rds(on) : 18mohm


Continuous current : 13A
Rds(on) : 18mohm



| | | | |
|-------|----------------------|-------|-------------------|
| Title | | | Charger (MAX8731) |
| Size | Document Number | Rev | |
| FM9 | | 2B | |
| Date: | Monday, May 25, 2009 | Sheet | 45 of 66 |








Frequency setting


| | | | | |
|---------------|--------|--------|--------|--------|
| pin5 resister | 470kΩ | 200kΩ | 100kΩ | 47kΩ |
| Frequency | 300kHz | 350kHz | 390kHz | 450kHz |






H_VTTVID1:
High level 1.05V for Auburndale
Low level 1.1V for Clarksfield

```
+1.1V_VTT
Control IC: TPS51218DSCR
H/S MOSFET: FDS8962(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDS7670(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 0.56U + -20% 21A(ETQP4LR56WFC)(Panasonic), DCR=1.6mohm
Output Cap: 2*330U 2V(+10/-35%,7343,ESR=9), ripple current 3000mA
```



| | | | |
|---------------------|----------------------|-------|----------|
| Title | | | |
| +1.1V_VTT(TPS51218) | | | |
| Size | Document Number | | Rev |
| | FMS | | 2B |
| Date: | Monday, May 25, 2009 | Sheet | 49 of 66 |








Reserve discharge path






Title
DCIN,BATT CONNECTOR



Size Document Number Rev
FM9 2B

Date: Tuesday, June 02, 2009 Sheet 53 of 65



FOR CPU use







For MiniCard nut use.
on 31' header



For GPU nut use.




For PCH nut use.




| | | | |
|-------|-----------------------|-------|-----------|
| Title | | | SCREW PAD |
| Size | Document Number | Rev | |
| | FM9 | 2B | |
| Date: | Monday, June 08, 2009 | Sheet | 54 of 66 |


Reserved for EMI.




QUANTA
COMPUTER


| | | |
|---------|----------------------|----------------|
| Title | | |
| EMI CAP | | |
| Size | Document Number | Rev |
| FM9 | | 2B |
| Date: | Monday, May 25, 2009 | Sheet 55 of 66 |








FM9 Power Design Block Diagram 2009/02/25





It is for debug. requesst vendeer provide 200 pcs sample.

| MODEL | REV | CHANGE LIST | Model | FM8 MB | |
|--------------------|-----|---------------------------|----------------------|---------------------|--------|
| | | | Page | FM | TO |
| FM8 MB | 1A | Refer to ECN No. | 1 | | |
| | | | 2 | 1A | |
| | | | 3 | 1A | 2A |
| | | | 4 | 1A | |
| | | | 5 | 1A | |
| | | | 6 | 1A | |
| | | | 7 | 1A | |
| | | | 8 | 1A | |
| | | | 9 | 1A | |
| | | | 10 | 1A | |
| | | | 11 | 1A | |
| | | | 12 | 1A | |
| | | | 13 | 1A | 2A |
| | | | 14 | 1A | 2A |
| | | | 15 | 1A | |
| | | | 16 | 1A | |
| | | | 17 | 1A | |
| | | | 18 | 1A | |
| | | | 19 | 1A | |
| | | | 20 | 1A | |
| | | | 21 | 1A | |
| | | | 22 | 1A | |
| | | | 23 | 1A | |
| | | | 24 | 1A | |
| | | | 25 | 1A | |
| | | | 26 | 1A | |
| | | | 27 | 1A | |
| | | | 28 | 1A | |
| | | | 29 | 1A | |
| | | | 30 | 1A | |
| | | | 31 | 1A | 2A |
| | | | 32 | 1A | |
| | | | 33 | 1A | |
| | | | 34 | 1A | 2A |
| | | | 35 | 1A | 2A |
| | | | 36 | 1A | |
| | | | 37 | 1A | |
| | | | 38 | 1A | 2A |
| | | | 39 | 1A | |
| | | | 40 | 1A | 2A |
| | | | 41 | 1A | |
| | | | 42 | 1A | |
| | | | 43 | 1A | |
| | | | 44 | 1A | |
| | | | 45 | 1A | |
| | | | 46 | 1A | |
| | | | 47 | 1A | |
| | | | 48 | 1A | |
| | | | 49 | 1A | |
| | | | 50 | 1A | |
| | | | 51 | 1A | |
| | | | 52 | 1A | |
| | | | 53 | 1A | 2A |
| | | | 54 | 1A | |
| | | | 55 | 1A | |
| QUANTA COMPUTER | | PROJECT : FM8 | DOC. NO. | REV: | ASSY: |
| | | APPROVED BY : Kevin Chang | CHECKED BY: Kevin Yu | DRAWN BY : Kevin Yu | DATE : |
| | | SHEET 0 OF 0 | | | |